Performance Investigation of Multi-Level Inverter for DFIG during Grid Autoreclosure Operation

1Mahrous Ahmed, 2Mohamed K. Metwaly, and 3Nagy I. Elkalashy
1,2Department of Electrical Engineering, Faculty of Engineering, Taif University, 21974, Taif, KSA.
2,3Department of Electrical Engineering, Faculty of Engineering, Menoufia University, 32511, Menoufia, Egypt.
1Department of Electrical Engineering, Faculty of Engineering, Aswan University, Aswan, Egypt.

Abstract:
This paper aims to study the multi-level inverter (MLI) fed the widely used doubly-fed induction generators (DFIG). The new DFIG generator connected to the electrical grid is evaluated during single-pole autoreclosure operation to continue the generator support to the system. The effect of using MLI on the performance of the DFIG system during the dynamic operation of the autoreclosure is studied for the first time and integrating a new MLI during the fault and clearing periods. A dynamic arc model is represented depending on Kizilcay model. Furthermore, the dynamics performance of the DFIG during integration with MLI to improve the performance is studied. The MLI is preferred because of processing high power with high resolution of the voltage waveforms and lower stresses on switches. The MLI enhances the performance of DFIG-based generating system associated with electrical grid system in case of single-pole autoreclosures. The proposed cases of studies are simulated using Matlab/Simulink to evaluate the proposed system performance during the autoreclosure operation for faults in double-circuit transmission systems.

INTRODUCTION:
The Wind energy has obviously become an effective support for the energy sources in electricity generation all over the world. The transmission systems are important to connect between generation units and loads and accordingly facilitate bulk power transmissions. For example, the wind farms generations are delivered to the loads through the transmission systems. Generally, the double-circuit transmission systems are used in order to enhance the transmission system reliability. If one of the circuits is faulted, it is isolated by the protection systems and accordingly, the power is transmitted through the other circuit.

Recently doubly-fed induction generator (DFIG) is one of the resources of wind energy converted to electric energy. DFIG is the common used pattern-based wind turbine because it has small scale converters and its control facility regarding the active and reactive power which is significant regarding the grid integration [1-4]. Previously, the generators-based wind turbine farms were out of service from the grid connection when the terminal voltage less than 80% of the rated value, which is currently not valid because of high breakthrough of wind farms. For regulating the wind farms operation, the grid code requirements were updated by the power system operation [5-7]. The worthiest demand in these regulations is that related to the behavior during the fault cases. Through this requirement, the generator immunity should be increased during the fault and stayed connected to the grid for a specific period defined by this rule characteristic, which is called the fault ride through (FRT) or the low voltage ride through (LVRT) characteristic [8-9].

There are several fault classifications in power systems such transient/permanent faults, single-phase/two-phase/three-phase faults, earth/phase faults, and shunt/series faults. When the fault is permanent, the line should be isolated without any reclosing in order to avoid reclosing onto fault. However, when the fault is transient, the line should be isolated and then reclosing after a predetermined time in order to avoid closing onto fault. Most of the faults in the power transmission systems are transient faults where they represent more than 80%. The main feature of these faults is that they are dielectric breakdown through the arc element and accordingly the transient faults can be called arcing faults.

When the arcing faults are detected using the protection system, the input energy to the arc is diminished when the fault current is interrupted. However, there is a time where the arcing medium is de-ionized where this period is called the secondary arc. The secondary arc period time depends on the surrounding medium such as wind. After the arcing medium is de-ionized, the reclosure can safely reclose without switching onto fault and accordingly it inserts the circuit onto healthy operation. Generally, the reclosing instant depends on detecting the secondary arc extinction instant and the reclosure is adaptively reclosing that is called adaptive reclosure [10-17]. Integrating the designed DFIG with the autoreclosure protection system is evaluated in this paper. However, the operation of the single-pole autoreclosure has not integrated with the performance of the grid connected DFIG.

Using multi-level inverters (MLIs) [18-19] is preferred compared with the conventional two levels H-bridge inverter for many reasons. MLIs are able to process high power at low switching frequency and high output voltage resolution (low total harmonic distortion (THD)). Therefore, MLIs have lower switches stresses with higher efficiency. One more important advantage of the MLIs is the modularity which enable MLIs to operate even if under faulty condition [20-21]. This is can be done by modifying the control algorithm to bypass the faulty section without changing in the MLI structure.

There are three main MLIs categories (1) neutral point clamped MLI; (2) cascaded dc sources inverter, (3) flying capacitor MLI inverter. MLIs can also be divided into two main categories based on the dc sources available,
symmetrical and asymmetrical MLIs. In symmetrical MLI, all dc sources are equal while in asymmetrical MLIs dc sources are not equal. Asymmetrical MLIs are used to generate higher levels compare to the symmetrical MLIs for the same number of switches. The main ratios among dc sources are 1:2 and 1:3, and the 1:3 ratio can develop the highest output voltage resolution and thus lowest THD. Recently hybrid MLI is emerged [22-24] to reduce the number of MLI’ switches used and thus increasing their reliability. Hybrid MLIs have different structure with different dc sources ratio. By looking to the literature review, one can notice that MLIs are rarely incorporated with the DFIG system although they have many types, categories and advantages. This is indicated that MLI integrated with the DFIG system is open for research.

In this paper, a multi-level inverter is integrated with the DFIG instead of the conventional two levels inverters. The performance of multi-level inverter control is evaluated when the wind driven system fed DFIG is subjected to transient ground fault. This research reveals that the wind turbine generator immunity could be capable of supporting the grid through the single-phase autoreclosure. Then, the DFIG during the fault periods in the double-circuit transmission systems and clearing fault is integrated. The double-circuit is considered in this paper due to its enhancement in the grid reliability as the faulted circuit is interrupted using the protection while the healthy circuit continues the power transmission service. This double-circuit interconnection increased the DFIG low voltage ride through capability during the single-pole autoreclosure operation.

**SIMULATED SYSTEM**

Figure 1(a) shows the simulated power system containing the 380 kV power grid, double-circuit transmission line, delta/star transformer and wind farm. For the wind farm installation, the wind speed is assumed as 15 m/s. Although the wind has dynamic time characteristics, it is considered a fixed value during the fault as the fault event and clearance has electrical time constant that is very low comparing the wind speed time change. The wind farm consisted of six wind generation units where each unit generated 1.5 MW. Further parameters are in the Appendix. The fault case occurred at the middle of one of the circuits as depicted in the figure. This transmission system interconnected between the grid and the wind farm where the grid simulated by a static source behind impedance and power transformer.

Figure 1(b) shows a schematic diagram of the structure of the DFIG. The three-phase wound induction machine is used. Between the rotor and the grid, there are two converters and capacitor where the capacitor voltage is the MLI main stage voltage equal to three times of the auxiliary stage voltage (3 Vdc). The rotor side converter is implemented as a conventional one while the grid side converter is replaced by multi-level converter. When the power direction is from the rotor to grid, this converter operation is multi-level inverter while it is operated as a rectifier when the power is in the reverse direction through the dc link. Building up the multi-level inverter in the Simulink/Matlab program is discussed as follows.

**Mathematical Modelling of the Integrated DFIG**

The mathematical model of the DFIG is represented as in [2]. The direct and quadrature axis (dq-axis) representation of the machine voltages equations are Eqs. 1 to 4 and flux linkages are Eqs. 5 to 8 are described as follows.

\[
V_{ds} = R_{ds}i_{ds} + \frac{d}{dt}\psi_{ds} - \omega_s\psi_{qs} \quad (1)
\]

\[
V_{qs} = R_{iqs}i_{qs} + \frac{d}{dt}\psi_{qs} + \omega_s\psi_{ds} \quad (2)
\]

\[
V_{dr} = R_{idr}i_{dr} + \frac{d}{dt}\psi_{dr} - (\omega_s - \omega_r)\psi_{qr} \quad (3)
\]

\[
V_{qr} = R_{iqr}i_{qr} + \frac{d}{dt}\psi_{qr} - (\omega_s - \omega_r)\psi_{dr} \quad (4)
\]

\[
\psi_{ds} = L_s i_{ds} + L_m i_{dr} \quad (5)
\]

\[
\psi_{qs} = L_s i_{qs} + L_m i_{qr} \quad (6)
\]

\[
\psi_{dr} = L_s i_{dr} + L_m i_{ds} \quad (7)
\]

\[
\psi_{qr} = L_s i_{qr} + L_m i_{qs} \quad (8)
\]

where \(\omega_s\) is the angular stator speed, \(\omega_r\) is the angular rotor speed, \(R_s\) and \(R_r\) are the rotor and stator resistances, respectively. The stator inductance is \(L_s\), rotor inductance \(L_r\) and the magnetizing inductance \(L_m\).
where $L_d$ and $L_r$ are the stator and rotor leakage inductances, respectively. The stator active and reactive power components can be described by:

$$P_s = -\frac{3}{2} \left( V_d i_{ds} + V_q i_{qs} \right)$$  \hspace{1cm} (10)$$
$$Q_s = -\frac{3}{2} \left( V_q i_{ds} - V_d i_{qs} \right)$$  \hspace{1cm} (11)$$

**Multilevel Inverters Design**

Figure 2 shows the three-phase configuration of the hybrid multi-level inverter topology that can generate nine levels for line-to-line voltage [23-24]. This inverter is composed of single unit as a main stage, 3 auxiliary units, ‘18’ switches and ‘4’ isolated unequal dc voltage sources. The ratio of the dc voltage sources of the auxiliary stage to the main stage is chosen 1/3, therefore this inverter provides high output voltage levels. Therefore if the main stage has voltage source $3V_{dc}$, then the auxiliary stage voltage source is $V_{dc}$. The main stage is a conventional two-level three-phase six switch inverter. Each auxiliary cell consists of the well-known 4 switches H-bridge single phase inverter with a single dc source. Each auxiliary cell can generate three levels voltages $-V_{dc}, 0$, and $V_{dc}$ The main stage can generate two levels either 0V or 3V$_{dc}$. Therefore, the generated phase voltage to the neutral of the dc source $v_{aN}$ will have five levels, they are 0, $V_{dc}$, $2V_{dc}$, $3V_{dc}$ and $4V_{dc}$. Therefore, the load line-to-line voltages can have 9 levels voltages ($4V_{dc}, 3V_{dc}, 2V_{dc}, V_{dc}, 0, -V_{dc}, -2V_{dc}, -3V_{dc}$ - $4V_{dc}$). Table 1 shows the switching states of this inverter topology. The idea behind chosen this inverter is that, only single dc source can be used for the main stage and the other 3 dc sources for the auxiliary circuits can be generated using a high frequency transformer (HFT) [25].

**Table 1: Switching States of phase $v_{aN}$**

<table>
<thead>
<tr>
<th>$v_{aN}$</th>
<th>$S_{a1}$</th>
<th>$S_{a2}$</th>
<th>$S_{a3}$</th>
<th>$S_{a4}$</th>
<th>$S_{a5}$</th>
<th>$S_{a6}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0V$_{dc}$</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1V$_{dc}$</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2V$_{dc}$</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3V$_{dc}$</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>4V$_{dc}$</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Space Vector Control Algorithm of Three-Phase Asymmetrical Cascaded MLI**

The inverter output voltages are generated using space vector modulation control scheme. The ac reference voltages are approximated by three nearest switching voltages by the inverter. Therefore this section presents the well-known space vector modulation (SVM) control algorithm [22-24]. Each voltage of $v_{aN}, v_{bN}$ and $v_{cN}$ has five possible states (0, $V_{dc}$, $2V_{dc}$, $3V_{dc}$, $4V_{dc}$) as shown in table 1, thus there are 125 possible states of this inverter generating 61 voltage vectors shown in Figure 3. These 61 vectors can be divided into four groups based on their magnitude. It is observed from figure 3 and table 2 that each vector group located on single hexagon constituting 4 groups.

![Figure 3: Voltage vector diagram of the four-level three phase inverter and the corresponding switching states](image)

(a) Small vectors $\overrightarrow{V}_1$ to $\overrightarrow{V}_6$ having magnitudes of $V_{dc}$; (b) medium vectors $\overrightarrow{V}_7$ to $\overrightarrow{V}_{18}$ having magnitudes of $\sqrt{3}V_{dc}$ (solid line) and $2V_{dc}$ (dashed line); (c) medium vectors $\overrightarrow{V}_{19}$ to $\overrightarrow{V}_{24}$ having magnitudes of $2.6V_{dc}$ (solid line) and $3V_{dc}$ (dashed line); (d) large vectors $\overrightarrow{V}_{25}$ to $\overrightarrow{V}_{61}$ having magnitudes of $2.46V_{dc}$ (solid line) and $4V_{dc}$ (dashed line).
In this SVM method, the normalized space vector for every switching state states for the three-phase voltages $V_{AN}, V_{DN}$ and $V_{CN}$ with respect to the neutral of the dc bus voltage is defined by:

$$V_{SVN} = \left( \frac{1}{V_{dc}} \right) \left( V_{AN} + e^{\frac{j\pi}{6}} V_{BN} + e^{\frac{j2\pi}{6}} V_{CN} \right)$$

$$= V_{SVd} + j V_{SVq} \quad (12)$$

The magnitude of this normalized vector and its angle can be governed by:

$$|V_{SVN}| = \sqrt{V_{SVd}^2 + V_{SVq}^2} \quad (13)$$

$$\beta = \tan^{-1} \left( \frac{V_{SVq}}{V_{SVd}} \right) \quad \text{(four quadrant angle)} \quad (14)$$

The magnitude of the normalized space vector defines the group of vectors that the space vector lays. These steps of defining the group of vectors are provided below. Once the group of vectors is defined then the angle of the normalized space vector is easily used to locate the normalized vector inside the triangle of the three nearest vectors ($V_0, V_1, V_2$).

Finally, the switching times ($T_0, T_1, T_2$) of the three nearest vectors are accurately defined from:

$$T_0 \ast V_0 + T_1 \ast V_1 + T_2 \ast V_2 = T \ast V_{SVN} \quad (15)$$

where $T$ is the sampling interval, $T = \frac{1}{f_s}$. From table 2, the following steps summarize how to implement SVM control algorithm.

- **Step 1:** If $|V_{SVN}| \leq 0.5$ then $V_{SVN}$ lays in Group 1 (zero voltage vector).
- **Step 2:** If $0.5 < |V_{SVN}| \leq 1.366$ then $V_{SVN}$ lays in Group 2.
- **Step 3:** If $1.366 < |V_{SVN}| \leq 2.825$ then $V_{SVN}$ lays in Group 3.
- **Step 4:** If $2.825 < |V_{SVN}| \leq 3.23$ then $V_{SVN}$ lays in Group 4.
- **Step 5:** If $|V_{SVN}| \geq 3.23$ then $V_{SVN}$ lays in Group 5.

### Table II: Groups of space voltage vector

<table>
<thead>
<tr>
<th>Vector name</th>
<th>States</th>
<th>magnitude</th>
</tr>
</thead>
<tbody>
<tr>
<td>Group 1: Zero vectors $V_0$</td>
<td>[000], [111], [222], [333] and [444].</td>
<td>0V</td>
</tr>
<tr>
<td>Group 2: Small vectors $V_1 \rightarrow V_6$</td>
<td>Six vectors with 24 states</td>
<td>$V_{dc}$</td>
</tr>
<tr>
<td>Group 3: Medium vectors 1 $V_7 \rightarrow V_{12}$</td>
<td>Six vectors with 18 states</td>
<td>$\sqrt{3}V_{dc}$</td>
</tr>
<tr>
<td>Group 3: Medium vectors 2 $V_{13} \rightarrow V_{18}$</td>
<td>Six vectors with 18 states</td>
<td>$2V_{dc}$</td>
</tr>
<tr>
<td>Group 3: Medium vectors 3 $V_{19} \rightarrow V_{30}$</td>
<td>Twelve vectors with 24 states</td>
<td>$2.65V_{dc}$</td>
</tr>
<tr>
<td>Group 3: Medium vectors 4 $V_{31} \rightarrow V_{36}$</td>
<td>Six vectors with 12 states</td>
<td>$3V_{dc}$</td>
</tr>
<tr>
<td>Group 4: Large vectors 1 $V_{37} \rightarrow V_{42}$</td>
<td>Six vectors with 6 states</td>
<td>$3.46V_{dc}$</td>
</tr>
<tr>
<td>Group 4: Large vectors 2 $V_{43} \rightarrow V_{54}$</td>
<td>Twelve vectors with 12 states</td>
<td>$3.61V_{dc}$</td>
</tr>
<tr>
<td>Group 4: Large vectors 3 $V_{55} \rightarrow V_{60}$</td>
<td>Six vectors with 6 states</td>
<td>$4V_{dc}$</td>
</tr>
</tbody>
</table>

### Arcing Fault Model for Single-Pole Autoreclosure

The single-pole autoreclosure has been incorporated in different power transmission systems as it enhanced the system stability. Several challenges are the motivation of research continuity such as discrimination between transient and permanent faults, secondary arc extinction detection to avoid reclosing onto fault, and accurately estimating the reclosing instant to provide the best reclosing system performance [10-17]. However, such studies and others did not evaluate the effect of single-pole autoreclosure operation on the DFIG performance. Also, incorporating the autoreclosure in the double-circuit transmission systems is not evaluated for the wind driven DFIG.

Reference to the simulated system shown Figure 1 and as this fault is considered as a transient fault type, the arcing element between the conductor and ground is implemented using the dynamic arc by [26];

$$\frac{dg}{dt} = \frac{1}{\tau} \left( \frac{|i|}{|U_0 + \tau|} - g \right) \quad (16)$$

where $g$ is the time dependent arc conductivity, $t$ is the time, $\tau$ is the arc time constant, $i$ is the arc current, $l$ is the arc length, $r$ is the arc resistance per unit length, and $U_0$ is the arc voltage per unit length. In order to implement the arcing fault, the dynamic arc model (10) is solved for each instantaneous arc current $i$. This solution is done with defining the arc parameters concerning the Kizilcay arc modeling that the arc time constant is 1.3 ms, arc voltage per unit length is 12 V/cm, arc resistance per unit length is 1.3 mΩ/cm, and arc length is 350 cm as defined in [10, 27-28]. This arc implementation is suitable only for the primary arc period that has characteristics with high arcing current. However for the secondary arc period, the arcing current is extremely reduced due the single-pole breaker opening at both terminals of the faulted phase. Although the same differential equation is used, the arc parameters are changed. However, the secondary arc period does not affect the dynamic performance of the DFIG and the DFIG sees the system as it is in normal operation with missing single-phase in the double circuit transmission system. Accordingly, this secondary arcing period is not represented in
the simulation benchmark. Only, the period of 0.24 sec observed in the simulation in [10, 26-27] is considered as the time sufficient for extinguishing the secondary arc period. Then, the system can restore reclosing the isolated circuit to the normal operation. The tower resistance is considered 12 Ω that is added in series with the arcing model.

RESULTS AND ANALYSIS

Integrating the models of the DFIG considering the data given in the Appendix, MLI, SVM, dynamic arc model, and double transmission line is accomplished using the Matlab/Simulink program. Accordingly, the simulation-based evaluation of incorporating the MLI within the DFIG instead of one of the conventional converters is evaluated with the single-pole autoreclosure as follows.

Arcing Fault Evaluation

First, the dynamic arc characteristics are evaluated as shown in Figure 4. Referring to the system shown in Figure 1(a), the fault occurred at the middle of a circuit in the double-circuit transmission line where the fault instant is 1 ms. Accordingly, the fault current is suddenly increased as shown in Figure 4(a) while the fault is reduced at 1.202 s when a single-pole of the breaker CB$_{A2}$ operates to isolate the fault from the grid side. Then, the fault is fully isolated when the single-pole of breaker CB$_{B2}$ operates at 1.304 s at the DFIG side. Accordingly, there are two different arcing fault periods as depicted by the dynamic arc characteristics in Figure 4(b). This performance confirms the bilateral interaction between the arc model and the power system.

![Fault Current](image)

(a) Fault Current

![Dynamic arcing characteristics](image)

(b) Dynamic arcing characteristics.

Figure 4. Arcing fault case at the middle of a circuit in double-circuit transmission system.

Evaluation of DFIG Integrated MLI

As aforementioned, the autoreclosure scenario is that the fault occurred at 1 s, a single-pole of breakers CB$_{A2}$ and CB$_{B2}$ respectively opened at 1.202 s and 1.304 s to isolate the faulted phase, then the secondary arcing fault period was extinguished at 1.54 s, and finally the opened single-poles of the breakers CB$_{A2}$ and CB$_{B2}$ respectively closed at 1.55 s and 1.65 s in order to restore the system normal operation. Accordingly, the interaction of the DFIG with the power system transient due to autoreclosure operation is evaluated as shown in Figure 5. In Figure 5(a), the fault from 1 s to 1.304 s period produced a slight effect although the fault current is high. This is because the transformer delta/star connection opens the zero-sequence loop and accordingly the fault current distribution is changed to be as phase-to-phase fault with lower current amplitudes as depicted in Figure 5(b). Figure 5(c) shows the DFIG power where there is a power swing started just after the fault clearance at 1.304 s. This power swing affects the current flow in which there is an oscillation in the current envelope as depicted in Figure 5(b). After the system restoration of the normal operation at 1.65, the power and currents are directed to the normal operation. In the voltage waveforms in Figure 5(a), there are transient at instant 1.55 s that was due to closing the breaker CB$_{A2}$ as the first step to connect the isolated circuit in the double circuit transmission system. These travelling waves can be reduced by controlling the breaker switching time. Figure 5(d) shows the dc voltage across the capacitor in between the two converters. The voltage behavior has slight transients due to the autoreclosure operation.

The performance of the MLI under the previous autoreclosure scenario is observed via the line-to-line voltage depicted in Figure 5(e). It could be noticed here that the ratio of the dc voltages between the main stage and auxiliary stages are done using the HFT concept [25]. The line-to-line voltage is obviously nine levels as stated before. The MLI is successfully integrated with the DFIG. That behavior shown in Figure 5 confirms autoreclosure ride-through capability of the DFIG using the nine levels hybrid MLI.
CONCLUSIONS

The hybrid multi-level inverter has been designed and incorporated in the DFIG instead of the conventional converter at the grid side. This DFIG integrated MLI has been done for the first time. The designed MLI has been nine levels that facilitated the DFIG performance with the single-pole autoreclosure operation. The arcing fault was modeled using the Kizilcay dynamic arc model. This fault was happened in the double-circuit transmission systems. The provided results confirmed that the DFIG integrated MLI enhanced the single-pole autoreclosure ride through capability.

APPENDIX

The wind farm under study consists of six units connected in parallel, the parameters of one unit based DFIG, converters parameters, and controller parameters are illustrated in Tables 3, 4, and 5. The description of these parameters was reported in [28] where they were designed for two conventional converters of the DFIG and they are exploited for integrating the proposed MLI.

Table III: Parameters of DFIG

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
<td>P</td>
<td>1.5 MW</td>
</tr>
<tr>
<td>Stator voltage</td>
<td>V_s</td>
<td>575 Vrms</td>
</tr>
<tr>
<td>Rotor voltage</td>
<td>V_r</td>
<td>1975 Vrms</td>
</tr>
<tr>
<td>Stator Frequency</td>
<td>F_s</td>
<td>60Hz</td>
</tr>
</tbody>
</table>

Table IV: Converters parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid side converter coupling inductor</td>
<td>0.3 p.u.</td>
</tr>
<tr>
<td>Grid side converter coupling resistor</td>
<td>0.003 p.u.</td>
</tr>
<tr>
<td>DC Bus voltage</td>
<td>700 V</td>
</tr>
<tr>
<td>DC Bus capacitor</td>
<td>0.01 F</td>
</tr>
<tr>
<td>Line filter capacitor (Q=50) (var)</td>
<td>120e3</td>
</tr>
</tbody>
</table>

Table V: Controller parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC bus voltage regulator gains [K_p, K_i]</td>
<td>[4 400]</td>
</tr>
<tr>
<td>Grid-side converter current regulator gains [K_p, K_i]</td>
<td>[0.83 5]</td>
</tr>
<tr>
<td>Rotor-side converter current regulator gains [K_p, K_i]</td>
<td>[0.6 8]</td>
</tr>
<tr>
<td>Speed regulator gains [K_p, K_i]</td>
<td>[1.5 0.6]</td>
</tr>
<tr>
<td>Q and V regulator gains [Ki_var Ki_volt]</td>
<td>[1 30]</td>
</tr>
</tbody>
</table>

ACKNOWLEDGEMENTS

This work was supported by the research project grant number 1-438-5619, Scientific Research Deanship, Taif University, KSA.

REFERENCES


