A Low Power 4th order $\Delta\Sigma$ ADC using 6-bit SAR Type Quantizer

M. Appa Rao  
Research Scholar, Department of Electronics and Communication Engineering, Jawaharlal Nehru Technical University Ananthapur, Ananthapuramu, Andhra Pradesh, India. Orcid Id: 0000-0003-2030-8689

Dr. P. Ramana Reddy  
Professor, Department of Electronics and Communication Engineering, Jawaharlal Nehru Technical University Ananthapur, Ananthapuramu, Andhra Pradesh, India.

Abstract
This paper presents a switched-capacitor fourth-order $\Delta\Sigma$ analog-to-digital converter (ADC) for sensing and audio applications. The proposed fourth-order modulator $\Delta\Sigma$ ADC with input-feed forward architecture is used to reduce the voltage swing of the integrators, which facilitates low-power amplifiers. By considering the characteristics of the modulator architecture, low-quiescent operational trans-conductance amplifiers are designed, which use positive feedback to increase dc gain. A novel and low power 6-bit asynchronous successive approximation register (SAR) type internal quantizer is used for power efficient design by incorporating the analog summer with the quantizer. Dynamic element matching (DEM) technique is applied with tree based algorithm to reduce the distortion resulted from the capacitor mismatch in the feedback digital-to-analog converter (DAC). The prototype $\Delta\Sigma$ ADC implemented in a 40nm CMOS process achieves 95.4 dB peak signal-to-noise ratio (SNR), 92.3 dB peak signal-to-noise and distortion ratio (SNDR) and 107.2 dB dynamic range (DR) for a signal bandwidth of 32 kHz while consuming 300uW at 0.9V supply voltage. The designed low voltage $\Delta\Sigma$ ADC modulator shows very high figure of merit with optimized performance.

Keywords: Delta-sigma modulator, dynamic element matching, feed-forward successive approximation analog-to-digital converter, low power, high figure of merit.

INTRODUCTION
In sensor and audio applications, the data converter with high resolution, high precision, low power consumption and wide bandwidth becomes more and more popular [1]. Recently, the proliferation of battery operated systems has demanded even more power-efficient circuits than ever. Low voltage delta-sigma modulators for ADC designs have been presented in various papers [2]-[6], and our work shows a 0.9-V design with only 300uW for the 107.2-dB dynamic range. However, a new process development has facilitate low-threshold voltage transistors for modulator design [7],[8], which reduce the need for charge pumps or switched-op amps. We used 40nm CMOS process, and this facilitates a simple circuit design, which in turn facilitates a more power-efficient modulator. We also exploit the advantage of the feed-forward modulator for low-power circuit design. Feed-forward modulator architecture has gained popularity recently because of the small voltages wings in the loop filter of the modulator. This allows further room for more efficient circuit design. The low-distortion feed-forward architecture, though, generally requires an analog adder in front of the quantizer. In case of single-bit or low-resolution internal quantizer, comparators integrated with passive type adder by using additional capacitors are typically used. However, as the resolution of the quantizer increased, number of required unit capacitor is exponentially increasing and therefore, active type adder with an additional op-amp becomes more competent even though it requires extra area and power utilization. In this paper, we will present a multi-bit feed-forward fourth order $\Delta\Sigma$ modulator and 6-bit SAR type internal quantizer. By combining the advantages of feed-forward architecture and the low-power operational trans-conductance amplifier (OTA), 6-bit SAR type quantizer the implemented ADC achieves very high figure-of-merit (FOM) among the state-of-the-art modulators.

Figure 1: Block diagram of the proposed modulator

The organization of this paper is as follows. Section II describes the proposed fourth order $\Delta\Sigma$ modulator architecture. The circuit implementation of the modulator is discussed in Section III and Section IV describes the simulations results and overall conclusion is presented in Section V.
PROPOSED DESIGN ARCHITECTURE

The block diagram of the proposed design is illustrated in figure 1 and figure 2 illustrates proposed fourth-order feed-forward ΔΣ modulator with a 6-bit SAR type internal quantizer. The 6-bit SAR ADC incorporates the analog adder with the quantizer by using binary-weighted capacitor arrays, one comparator and SAR control logic. To avoid the use of high frequency clock for the SAR operation, the asynchronous control is exploited. Since the multi-bit quantizer is used, the DEM technique is employed in feedback DAC to reduce the distortion resulted from capacitor mismatch. Oversampling ratio (OSR) of 64 is chosen for a 32 kHz signal bandwidth. The overall output signal of the proposed modulator is given by

\[ Y(z) = U(z) + (1 - \frac{1}{2^4})_n Q(z) \]  

Where \( U(z) \) is the input signal and \( Q(z) \) is the quantization noise of the internal quantizer. In the proposed feed-forward architecture, the input signal of the first integrator is given by

\[ E(z) = (1 - \frac{1}{2^4})_n Q(z) \]  

A 6-bit SAR type ADC which consists of a binary weighted capacitor array, a comparator and SAR control logic is employed for the internal quantizer. By lessening the number of comparators in comparison with the conventional flash type ADC, the recommended modulator reduces the area and power consumption. The analog adder in front of the quantizer is implemented by using the binary-weighted capacitor array of the SAR ADC to avoid the use of extra op-amp [9]. In the ΔΣ modulator with multi-bit quantizer, distortion of the feedback DAC for the first integrator limits the overall linearity. To reduce the distortion resulted from the multi-bit DAC capacitor mismatch, a tree-structured DEM is employed [10].

Figure 2: Switched-capacitor circuit implementation

PROPOSED DESIGN IMPLEMENTATION

A schematic diagram of the recommended switched-capacitor (SC) based ΔΣ ADC is shown in figure 2. It consists of 4-th order modulator realized by switched capacitor based integrators, a 6-bit SAR type quantizer and DEM logic in feedback DAC. The key analog building blocks in the modulator are explained in this section. The 6-bit SAR type quantizer is explained first followed by the proposed feed-forward architecture which is more critical block and other significant blocks are subsequently explained.

A. Low Power Operational Transconductance Amplifier

The most critical part of the delta-sigma modulator is the operational trans-conductance amplifiers (OTAs). In particular, the first OTA has prevailing impact on modulator recital, hence, the first OTA consumes about half or sometimes more than half of the entire power. The class-AB circuit is known to be more power efficient; therefore, it is a widely used OTA architecture [11]. However, a drawback of the class-AB architecture is that it requires extra circuit to supply battery voltage to control the quiescent current of the pMOS and nMOS output transistors. Our design goal is to decrease power consumption; therefore, complex circuitry to implement a class-AB OTA is avoided. Another important design criteria in an OTA is the high-gain and wide bandwidth not only for the integrator settling but also for the high power supply rejection ratio (PSRR). The folded-Cascode amplifier is one of the most prevailing selections in delta-sigma modulators [12]. It achieves high-gain by transistor cascoding without multistage amplification. Due to its single-stage nature, the frequency compensation is achieved by a load capacitor in a switched-capacitor circuit. However transistor cascoding requires extra voltage headroom, and is usually avoided in low-voltage design. In our circuit design, which is shown in figure 3, we use a simple single-stage class-A architecture with local positive feedback [12], to increase amplifier gain and gain-bandwidth product (GBW).

Figure 3: Schematic of the first OTA

Table 1: Dimensions of the First Ota
Table I shows the dimensions of the designed OTA and Table II shows the simulation results of the designed OTAs. In order to evaluate the performance of the OTAs in the capacitive feedback configuration, the effective load capacitances, \( C_{L,\text{eff}} \), are estimated. In our circuit configuration, the OTAs in the sampling phase, when \( \phi_1 \) is high, have lower \( C_{L,\text{eff}} \), which means that they will have a lower phase margin than in the integrating phase.

\[
C_{L,\text{eff}} = C_L + \frac{(C_i + C_p)}{(C_i + C_p)}
\]

Where \( C_L \) is the load capacitance, \( C_i \) is the integrating capacitance, and \( C_p \) is the parasitic capacitance at the OTA input node. With the estimated effective load capacitance of 4 pF, the first OTA has 72-dB DC gain and 12-MHz GBW, which is sufficient for the designed modulator, as shown in Figure 2. With the 4-pF load capacitor, the phase margin of the first OTA is obtained as 62ºC, which is sufficient for good stability. The other OTAs are relatively less critical than the first OTA; therefore, the current and performance are scaled down to reduce power consumption.

Table II: Dimensions of the First Ota

<table>
<thead>
<tr>
<th>Parameters</th>
<th>OTA1</th>
<th>Other OTAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (V)</td>
<td>0.9</td>
<td>0.9</td>
</tr>
<tr>
<td>Static Supply Current (µA)</td>
<td>40</td>
<td>30</td>
</tr>
<tr>
<td>DC gain (dB)</td>
<td>72</td>
<td>64</td>
</tr>
<tr>
<td>Phase Margin (degree)</td>
<td>62</td>
<td>69</td>
</tr>
<tr>
<td>Load Capacitance (( C_{L,\text{eff}} )) (pF)</td>
<td>4</td>
<td>1.2</td>
</tr>
<tr>
<td>GBW (MHz)</td>
<td>12</td>
<td>8</td>
</tr>
</tbody>
</table>

Figure 4: Schematic of the switched capacitor CMFB circuit

Figure 5: Proposed 6-bit SAR ADC with summing operation circuit implementation

FIGURE 4 show the switched-capacitor common-mode feedback (SC-CMFB) circuit that is used for the fully-differential circuit implementation [13]. The CMFB circuit senses the output common-mode voltage and supplies the control voltage to balance the OTA's positive and negative outputs. The switches are implemented using nMOS transistors except for the two switches connected to the outputs of the OTA, which are implemented as CMOS switches to accommodate wider voltage swings. The capacitor values in this circuit are 0.1 pF and 0.4 pF for \( C_1 \) and \( C_2 \), respectively.

B. Asynchronous 6-bit SAR ADC with summing operation:

Figure 5 show the schematic diagram of the recommended SAR ADC with adder. The operation of the recommended SAR ADC is as follows. During the sampling phase \( \phi_2 \), capacitors in the array are connected as shown in Fig. 6(a). The top plates of the capacitors are reset to the common-mode voltage \( V_{CMO} \) while the bottom plates are connected to signals from input (\( V_{INP} \) and \( V_{INN} \)) and outputs of the each integrators (\( V_{OP1}, V_{ON1}, V_{OP2} \) and \( V_{ON2} \)). During the next \( \phi_1 \) phase, the top plates are disconnected from \( V_{CMO} \) and the bottom plates of the capacitors are switched to \( V_{CMO} \).

Figure 6: SAR ADC capacitor array: (a) during sampling, (b) when LSB is decided
Then a comparator decides most important bit (MSB) [14]. According to the MSB output, the bottom plates of the first 4C capacitors are switched to VREFP or VREFN. The operation is repeated until the less significant bit (LSB) is decided with binary weighted capacitors, 2C and 4C. Figure. 6(b) shows the comparator input signal after finishing the complete decision which is given by

$$V_{IN} = 0.25^*\left[(V_{IN}+2*V_{a1}+V_{a2})/(1/2)*D_s+(1/4)*D_s+(1/8)*D_s + (1/16)*D_s+(1/32)*D_s\right]V_{REF} \tag{4}$$

Where $V_{IN} = V_{INP} - V_{INN}$, $VO1 = V_{OP1} - V_{ON1}$, $VO2 = V_{OP2} - V_{ON2}$.

The control signals of these operations are generated by asynchronous SAR logic to avoid the use of faster external clock.

C. Comparator :

Figure 7 demonstrates the design of the comparator used for SAR type ADC [12]. The design requisites of a 1-bit comparator can be relaxed in delta-sigma modulators since the non-idealities of the comparator also experience noise-shaping the same as the quantization noise. The operation of the comparator is described as follows, when the $\phi_{1,0}$ signal is low, two pMOS transistors pull up the output $p$ and output $n$ nodes, while the nMOS pull-down path is disconnected. At this timing, both output signals are high. When $\phi_{1,1}$ signal goes high, two pMOS pull-up transistors turn off, and at the same time the two nMOS transistors turn on. Now the output $p$ and output $n$ nodes experience voltage drops from the power supply. The speed of the voltage drop is decided by the input voltage of the comparator. Because of the positive latch in the comparator, the regenerative process begins to speed up the comparator decision.

![Figure 7: Schematic of the comparator circuit](image)

D. Proposed ADC Circuit :

The complete modulator circuit is shown in figure. 2. It has four integrators with a 6-bit SAR type internal quantizer. The 6-bit SAR ADC incorporates the analog adder with the quantizer by using binary-weighted capacitor arrays, one comparator and SAR control logic. DEM technique is employed in feedback DAC to reduce the distortion resulted from capacitor mismatch. We have used two kinds of common-mode voltages. The input common-mode voltage is set to 0.25 V while the output common-mode voltage is set to the middle of the power supply voltage. The input common-mode voltage is lower than the OTA input differential pair amplitude operating room. The capacitor value of the first integrator is chosen to satisfy the KT/C noise requirement as shown below [12]

$$C_s = 8KT \cdot (DR)/V_{DD}^2M \tag{5}$$

Where $T$ is the absolute temperature, $DR$ is the dynamic range, $M$ is the oversampling ratio, and $V_{DD}$ is used as the amplitude of a full-scale sinusoidal input. The oversampling ratio $M$ is 64 in our design, and the DR is set to 107.2dB for a design margin. For the power supply of 0.9 V, the required capacitance is calculated as 3.6 pF. With the extra noise margin, the final sampling capacitance is selected as 4pF. The values of the modulator capacitors are calculated considering modulator coefficients. The third integrator has another input path, which is the local resonator with a coefficient value of only 1/36. In order to apply this small ratio, the size of the resonator capacitor is chosen to be 0.06 pF and the integrating capacitor as 2.16 pF. Then, the third sampling capacitor is decided as 0.96 pF for the integrator gain of 0.44. If we try to reduce the sampling capacitor further, the resonator capacitor becomes too small, so the sampling and integrating capacitors of the third integrator look larger than those of the second and the fourth integrators. Similarly we calculate all capacitors of the integrator by considering KT/C noise.

SIMULATION RESULTS

The recommended design 4-th order \( \Delta\Sigma \) ADC with 6-bit SAR based quantizer is designed in 40nm standard CMOS technology, and occupies 0.312 mm2 active die area. The chip layout is shown in Figure.8, figure9 shows the measured output spectrum for shorted input signal. 95.4dB peak SNR, 92.3dB peak SNDR and figure 10 shows measured 107.2dB dynamic range (DR) is achieved over 32-kHz signal bandwidth. The total power consumption is 300µW at 0.9V supply voltage. The measured performance is summarized in Table III.

The working of the designed ADC is compared with other lower supply designed modulators in Table IV. To contrast performances, the common FOM equation [15] is used, which is shown below.

$$FOM = DR_{dB} + 10 \log \left( \frac{BW}{P} \right) \tag{6}$$

The presented ADC design modulator shows the highest FOM among the modulators. The high FOM can be explained by several reasons. The low-voltage swings of the modulator caused by the feed forward architecture make the OTA circuits very power-efficient. With very low output swing, low-
quiescent current OTA is designed without concern for slewing. Another reason comes from the simplicity of our circuit components. Our design does not include charge pumps, switched-op amps, or switched-RC-integrators, which may require extra control circuits and extra current.

Figure 8: Recommended Design Chip Layout View

Figure 9: SNR and SNDR of the Proposed Design

Figure 10: Dynamic Range (DR) of the Proposed Design
Table III: Measured Performance Summary

<table>
<thead>
<tr>
<th>Technology</th>
<th>40nm CMOS Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply</td>
<td>0.9V</td>
</tr>
<tr>
<td>Input Range</td>
<td>1.2 Vp-p, diff</td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>12MHz</td>
</tr>
<tr>
<td>Oversampling Ratio</td>
<td>64</td>
</tr>
<tr>
<td>Signal Bandwidth</td>
<td>32 KHz</td>
</tr>
<tr>
<td>Dynamic Range</td>
<td>107.2 dB</td>
</tr>
<tr>
<td>Peak SNR</td>
<td>95.4 dB (@ Input=3KHz)</td>
</tr>
<tr>
<td>Peak SNDR</td>
<td>92.3 dB (@ Input=3KHz)</td>
</tr>
<tr>
<td>Power Consumption Modulator</td>
<td>180uW (Analog + Digital)</td>
</tr>
<tr>
<td>Figure of Merit (FOM) Modulator</td>
<td>172.49 @ 120dB (DR)</td>
</tr>
<tr>
<td>Power Consumption ADC</td>
<td>300uW (Analog + Digital)</td>
</tr>
<tr>
<td>Figure of Merit (FOM) ADC</td>
<td>157.48</td>
</tr>
<tr>
<td>Layout Active Area</td>
<td>0.312 mm²</td>
</tr>
</tbody>
</table>

Table IV: Performance Comparison Of Low Voltage Delta-Sigma Modulators

<table>
<thead>
<tr>
<th>Paper</th>
<th>Supply Voltage (v)</th>
<th>Process (nm)</th>
<th>DR (dB)</th>
<th>SNDR (dB)</th>
<th>BW (KHz)</th>
<th>Power (uW)</th>
<th>FOM</th>
</tr>
</thead>
<tbody>
<tr>
<td>[2] (Peluso, 1998)</td>
<td>0.9</td>
<td>500</td>
<td>77</td>
<td>62</td>
<td>16</td>
<td>40</td>
<td>163</td>
</tr>
<tr>
<td>[3] (Sauerbrey, 2002)</td>
<td>0.7</td>
<td>180</td>
<td>75</td>
<td>67</td>
<td>8</td>
<td>80</td>
<td>155</td>
</tr>
<tr>
<td>[5] (Goes, 2006)</td>
<td>0.9</td>
<td>180</td>
<td>83</td>
<td>80</td>
<td>10</td>
<td>200</td>
<td>165</td>
</tr>
<tr>
<td>[6] (Pun, 2007)</td>
<td>0.5</td>
<td>180</td>
<td>76</td>
<td>74</td>
<td>25</td>
<td>300</td>
<td>155</td>
</tr>
<tr>
<td>[16] Won-Tak Choi Gil-Cho Ahn</td>
<td>1.1</td>
<td>45</td>
<td>81.8</td>
<td>76.8</td>
<td>5</td>
<td>850</td>
<td>---</td>
</tr>
<tr>
<td>[17] Xin Meng, Jinzhou Cao, Tao He</td>
<td>1.6</td>
<td>180</td>
<td>81.8</td>
<td>81.6</td>
<td>40</td>
<td>19200</td>
<td>165.2</td>
</tr>
<tr>
<td>This Work</td>
<td>0.9</td>
<td>40</td>
<td>107.2</td>
<td>92.3</td>
<td>32</td>
<td>300</td>
<td>172.49</td>
</tr>
</tbody>
</table>

CONCLUSION

A very low-power 4th order $\Delta \Sigma$ ADC using 6-bit SAR type internal quantizer is implemented in a 40nm CMOS process. Input feed forward modulator architecture is used to reduce the voltage swings of the integrators. By reducing the integrator swings, more power-efficient OTA scan be used for low-power circuit design. An input feed-forward $\Delta \Sigma$ ADC using SAR type internal quantizer was realized. A 6-bit asynchronous SAR type quantizer incorporates analog adder without using extra op-amp and without increasing the clock frequency. Thus, this technique allows power and area reduction compare to conventional multi-bit feed-forward topology. The measured results validate the efficiency of the recommended design technique to achieve low-power and high-accuracy performance. The FOM comparison among the low voltage $\Delta \Sigma$ ADC modulators proves that the presented modulator has highly optimized performance.

REFERENCES


[17] Xin Meng, Jinzhou Cao, Tao He, Yi Zhang and Gabor C. Temes “A 19.2-mW, 81.6-dB SNDR, 4-MHz Bandwidth Delta-Sigma Modulator With Shifted Loop Delays” IEEE, 2015, pp. 221-224.