

## Design and Fabrication of Micromachined Absolute Micro Pressure Sensor

P. A. Alvi<sup>1</sup>, J. Akhtar<sup>2</sup>, K. M. Lal<sup>3</sup>, S. A. H. Naqvi<sup>3</sup> and A. Azam<sup>3</sup>

<sup>1</sup>*Department of Physics, AIM and ACT,*

*Banasthali University-304022 (Rajasthan), India*

<sup>2</sup>*Sensors and Nanotechnology Group, Semiconductor Devices Area,*

*Central Electronics Engineering Research Institute, Pilani-333031, India*

<sup>3</sup>*Department of Applied Physics, Z. H. College of Engineering and Technology,  
Aligarh Muslim University, Aligarh-202002, India*

### Abstract

Absolute micro pressure sensors have been designed and fabricated in batches, which will be capable to give output responses in form of voltage signal as a function of pressure. The piezoresistive effect has been chosen for this device because it provides an observable resistance changes that is a linear function of pressure and is observable at low stress levels. A membrane is used as a stress-magnifying device. The pressure-induced stresses in the membrane are sensed by properly oriented piezoresistors interconnected to form a bridge. For the purpose of pressure sensing, boron doped polysilicon piezoresistors have been fabricated in half Wheatstone bridge configuration. A 100  $\mu\text{m}$  sized square membrane, over which polysilicon resistors are deposited, has been realized having thickness of 0.8  $\mu\text{m}$  with the help of a sacrificial layer of LPCVD polysilicon thin film. Highly selective anisotropic etching of silicon has been performed in 45% wt KOH at 75 °C for conical cavity formation under the membrane. The developed fabrication process is competent to provide nearly 1089 chips of 1mm x 1mm size on a two-inch diameter silicon (100) wafer.

**Keywords:** LPCVD, Polysilicon, Piezoresistors, Etching, MEMS and Membrane

### Introduction

Micromachined pressure sensors have found wide applications in areas such as automotive systems, industrial control, environmental monitoring and biomedical diagnostics. In recent years, substantial research has been carried out on


micromachined, diaphragm type pressure sensors [1, 5]. These sensors are fabricated by means of new manufacturing technologies such as bulk-micromachining [6, 7] or surface micromachining [8, 9]. Many of them use silicon and its piezoresistivity as the detection mechanism. These transducers function when the resistivity of the sensing resistors changes as the diaphragm deflects due to applied pressure. Since the piezoresistive effect was discovered, the piezoresistive sensors have been widely employed in mechanical signal sensing. Pfann and Thurston [10] designed several types of semiconductor stress gauges to measure the longitudinal, transverse and shear stresses, as well as torque. Pressure sensors based on piezoresistive characteristics of polysilicon film on Si (100) have potentials due to ease in its integration with microelectronics leading towards the realization of Micro-Electro-Mechanical-Systems (MEMS) employing smart sensors [11, 12]. A piezoresistive pressure sensor consists of three major active components namely, a membrane, piezoresistors and their configuration. These three components are responsible for the sensitivity of the device. The most common configuration is the Wheatstone bridge [13, 14]. Sensitivity of the bridge, however, depends on the location of the resistors on the membrane. The strained membrane offers a stress profile in the form of fringes of tensile and compressive stresses, particularly near the edges of a membrane. The width and the sharpness of these fringes depend upon the area and thickness of the membrane. In order to increase the sensitivity of the pressure sensor, the membrane thickness should be thin to maximize the load deflection responses. In addition to this, location of piezoresistors on the membrane and their shape, contribute significantly in influencing the resolution of the Wheatstone bridge. On the membrane, piezoresistors are delineated using conventional microelectronic process, comprising of optical photolithography, CVD techniques for polysilicon film deposition and doping techniques to bring down the resistivity of the film. The most important task during KOH etching for the cavity formation is to handle mask edge alignment with the cavity edges otherwise yields of the device will be zero percent [15, 16].

Nowadays the silicon piezoresistive pressure sensor is considered a mature technology in the industry. Therefore, sensor-manufacturing costs become more significant in sensor design considerations. Several studies have investigated the pressure sensor to reduce the manufacturing cost and time. One of the solutions is using a thinner wafer. However, this solution becomes increasingly more difficult as the thickness of the wafer becomes thinner [17]. Another solution is to etch from the front side of the silicon wafer. P. A. Alvi et al. [18] etched the silicon wafer from the front side laterally and sealed it by using CVD techniques.

This study presents a novel fabrication technique of a silicon based piezoresistive pressure sensor to reduce its mass production cost and to simplify its fabrication process. The process sequence is important for its optimization. In the following sections of this paper, the fundamental theory, design parameters and fabrication process of these pressure sensors are first discussed and systematic approach adopted to develop the technology for the fabrication of the device is then presented.

## Designing

In layout of the device i.e. Micro pressure sensor, as shown in figure (1), the hatch-lined objects are the resistors, square box with dotted lines is the membrane, the two blacken rectangles are the etch holes through which etch material enters in the bulk of the substrate, five square boxes towards the periphery are the contact pads and the lines from resistors to these pads are the metal contact lines. The corresponding design parameters are mentioned below;



**Figure 1:** Schematic diagram of the Layout of the micro pressure sensor.

Chip size	: 1mm x 1mm
Membrane size	: 100 $\mu\text{m}$ x 100 $\mu\text{m}$
Membrane thickness	: 0.7 $\mu\text{m}$
Resistor's configuration	: half- Wheatstone bridge
Resistor's length	: 110 $\mu\text{m}$
Resistor's width	: 10 $\mu\text{m}$
Resistor's pad size	: 20 $\mu\text{m}$ x 20 $\mu\text{m}$
Resistor's thickness	: 1.0 $\mu\text{m}$
Metal contact pad size	: 100 $\mu\text{m}$ x 100 $\mu\text{m}$
Metal contact line width	: 20 $\mu\text{m}$
Resistor's value	: 0.22 K $\Omega$
Sheet resistivity of resistors:	20 $\Omega/\square$


The Wheatstone bridge configuration of the resistances over the membrane contributes maximum in influencing the sensitivity of the device. This also includes the shape and location of each piezoresistors of the configuration. The ratio of the two resistances in each branch of the Wheatstone bridge is the parameter, which is crucial

to optimize the sensitivity of the sensor as a whole. The change in the resistances due to strain on the membrane develops potential difference, which translates the applied pressure. In order to increase the sensitivity of the bridge, the resistors are placed on the membrane so as to get maximum change in potential difference.

In the present work, any two opposite resistors of the bridge configuration are placed on the membrane where stress will occur and the other two outside the membrane where stress will not occur. The output voltage signal under the pressure applied is given by

$$V_{out} = \frac{2 \cdot R_n \cdot \Delta R_e}{(R_e + R_n)^2} V_{in}$$

Where  $R_e$  (called effective resistance) and  $R_n$  (called non-effective resistance) are the values of resistors placed on strained membrane and outside the membrane, respectively.  $R_e$  is the change in the effective resistance due to pressure exerted on the membrane.



**Figure 2:** Simulated stress profile of a strained composite membrane of thickness  $0.8 \mu\text{m}$  on application of 344-psi pressure.

The simulated stress profile, shown in Figure 2, is the result of analysis of the device membrane using ANSYS software. From this, it is clear that stress is maximum at the edges and decreases as it moves away towards the center. Accordingly, the design layout with the resistors oriented in the transverse direction should give more sensitivity, as the resistors will experience maximum stress and hence maximum piezo-effect. The shapes of the resistors are chosen to ensure maximum length that can be accommodated in the membrane. The actual size of the membrane is kept  $100\mu\text{m} \times 100\mu\text{m}$  to realize a miniature sized pressure sensor- a micro sensor so that it will be compatible with other microelectronic devices. Keeping

the width of the resistors  $10\mu\text{m}$  and a square of  $20\mu\text{m} \times 20\mu\text{m}$  for contacts of contact lines, the total length comes out to be  $150\mu\text{m}$ . Since the square of  $20\mu\text{m} \times 20\mu\text{m}$  is on either ends and is to be connected with the conducting metals, the net length of the resistors is only  $110\mu\text{m}$  for  $100\mu\text{m} \times 100\mu\text{m}$  membrane.

Piezoresistors deposited over the membrane are made of boron-doped polysilicon because of good piezoeffect. Polysilicon has better stability and can be used in operating temperature up to  $200\text{ }^\circ\text{C}$ . With increasing polysilicon layer thickness the sheet resistivity decreases. For  $1.0\mu\text{m}$  thick poly Si layer the sheet resistivity can be brought down in the range of  $15\text{-}20\ \Omega/\square$ . This way by controlling the polysilicon layer thickness, values of the polysilicon resistors can be designed for the given membrane.


The dimension of the sacrificial layer (polysilicon), to realize cavity later on, is kept  $180\mu\text{m} \times 100\mu\text{m}$  with  $40\mu\text{m}$  each extending on either sides from the membrane dimensions. This is done so that etch holes of sufficient dimension can be accommodated beyond the actual membrane but within the dimension of sacrificial layer. This condition is necessary for sealing the cavity in the later stage. The dimension of the etch hole is kept  $20\mu\text{m} \times 100\mu\text{m}$ , maintaining  $5\mu\text{m}$  from the membrane edge on either side. This dimension for etch hole is sufficient to provide passage for wet etchant to create cavity. The width of the metal contact lines are kept  $20\mu\text{m}$  and the minimum gap between two contact lines is tried to keep at least twice its width. The dimension for metal contact pads is kept  $100\mu\text{m} \times 100\mu\text{m}$ . Here five pads are used instead of four since one of the arms is opened. This provision is for the purpose of balancing the bridge externally if required and if not required then by shorting, it can be used normally. Leaving sufficient space on all the sides, the size of a single chip comes up to be  $1\text{mm} \times 1\text{mm}$ . This is a pretty small size. Leaving grid size of  $0.1\text{mm}$  (the size that can be comfortably run by die-slicer blade), the numbers of devices that can be fabricated on a single wafer of 2 inches diameter after leaving sufficient space for alignment marks on either side are an array of  $33 \times 33$  giving 1089 devices.

### **Fabrication Process**

A p-type silicon wafer of diameter 2 inch with (100) orientation and thickness of  $280\pm 20$  microns is the starting substrate (see fig. 3). For a proper V-shape cavity formation, silicon with (100) is the ultimate choice. The absolute micro pressure sensors are constructed by using lateral front-side etching technology, a combination of bulk and surface micro machining technology. The process starts with cleaning the wafer followed by following sequence:

- (1)  $\text{SiO}_2$  thermally grown.
- (2)  $\text{Si}_3\text{N}_4$  (LPCVD).
- (3) PLG-1 (window opening), RIE of  $\text{Si}_3\text{N}_4$  + wet etching of  $\text{SiO}_2$ .
- (4) Polysilicon deposition (sacrificial layer) by LPCVD.
- (5) PLG-2 + RIE (for Poly etch).

- (6) PECVD of ( $\text{Si}_3\text{N}_4 + \text{SiO}_2 + \text{Si}_3\text{N}_4$ ), then annealing.
- (7) LPCVD polysilicon
- (8) Boron Doping of Poly Si for piezoresistors PLG-3 + Poly etch (for defining resistors)
- (10) Metallization of Al for resistor pads and contact lines
- (11) PLG-4 + Wet etching of Al
- (12) APCVD  $\text{SiO}_2$  + PECVD  $\text{Si}_3\text{N}_4$
- (13) PLG-5 + RIE of composite layer ( $\text{Si}_3\text{N}_4 + \text{SiO}_2 + \text{Si}_3\text{N}_4$ ) KOH Etching for Poly Si & Si in bulk of substrate
- (15) APCVD  $\text{SiO}_2$  + PECVD  $\text{Si}_3\text{N}_4$  (For sealing and passivation) PLG-6 + RIE ( $\text{SiO}_2 + \text{Si}_3\text{N}_4$ )
- (17) PLG-7 + RIE (for grid).



**Figure 3:** A p-type Si wafer with (100) orientation.

### Results and Discussion


A processed chip can be seen in figure (4), which can be compared with the layout details shown in figure (1). The two resistors have been placed on the thin diaphragm below which a micrometer conical cavity exists. Presently, the device is at packaging and characterization stage. A detailed test performance of the device shall be reported later on elsewhere.

### Conclusion

The technology developed to fabricate the absolute micro pressure sensor has been described. This technology is suitable for the batch fabrication of the pressure sensors, to provide nearly 1089 chips of 1mm x 1mm size on a two-inch diameter silicon (100) wafer. The designing of the sensor depends on the simulated results of the stress profile on a strained diaphragm, which helps in the placements of the resistors. The most crucial part of the fabrication process is the mask –edge alignment with the cavity edges during KOH etching for the cavity formation.

### Acknowledgement

Authors are grateful to the Director CEERI, Pilani, Dr. Chandra Shekhar, for his kind approval to carry out this work.



**Figure 4:** A photograph of processed chip on silicon wafer.

## References

- [1] W. H. Ko, Solid –state capacitive pressure transducers, *Sens. Actuators*, vol 10, pp. 303-320, 1986.
- [2] H. L. Chau and K. D. Wise, Scaling limits in batch –fabricated silicon pressure sensors, *IEEE Trans. Electron Devices*, vol ED-34, pp. 850-858, 1987.
- [3] K. Suzuki, S. Suwazono, and T. Ishihara, CMOS integrated silicon pressure sensor, *IEEE J Solid –State Circuits*, vol SSC-22, pp. 151-156, 1987.
- [4] J. T. King and H. –S. Lee, An integrated air-gap-capacitor pressure sensor and digital readout with sub-100attofarad resolution, *IEEE J Microelectromech Syst.*, vol 1, pp. 121-129, 1992.
- [5] C. H. Mastrangelo, X. Zhang, and W. C. Tang, Surface-micromachined capacitive differential pressure sensor with lithographically defined diaphragm, *IEEE J Microelectromech. Syst.*, vol 5, pp. 89-105, 1996.
- [6] S. K. Clark and K. D. Wise, Pressure sensitivity in anisotropically etched thin-diaphragm pressure sensors, *IEEE Trans Electron Devices*, vol ED-26, pp. 1887-1896, 1979.
- [7] Motorola semiconductor Products Sector, *Pressure Sensors- Device Data*, phoenix, AZ, 1994.
- [8] H. Guckel, Surface micromachined pressure transducers, *Sens. Actuators*, vol A28, pp. 133-146, 1991.
- [9] S. Sugiyama, K. Shimaoka, and O. Tabata, Surface micromachined micro-diaphragm pressure sensors, in *Proc 6<sup>th</sup> Int Conf Solid-State Sensors and Actuators (Transducers `91)*, 1991, pp. 188-191.

- [10] W. G. Pfann, R. N. Thurston, Semiconducting stress transducers utilizing the transverse and shear piezoresistance effects, *J. Appl. Phys.* 32 (1961) 2008-1018.
- [11] M. Bowen and G. Smith, Considerations for the design of smart sensors, *Sensors and Actuators*, vol-A 46-47, pp. 516-520, 1995.
- [12] J. H. Huijsing, Integrated smart sensors, *Sensors and Actuators*, vol-A 30, pp. 167-174, 1992.
- [13] A. Merlos, J. Santander, M. D. Alvarez and F. Campabadal, Optimized technology for the fabrication of piezoresistive pressure sensors, *J Micromech. Microeng.*, vol. 10, pp. 204-208, 2000.
- [14] V. Mosser, J. Suski, J. Goss and E. Obermeier, Piezoresistive pressure sensors based on polycrystalline silicon, *Sensors and Actuators*, vol. A 28, pp. 113-132, 1991.
- [15] J. Akhtar, B. B. Dixit, B. D. Pant, V. P. Deshwal, B. C. Joshi, P. R. Deshmukh, Kamaljit Rangra, O. P. Wadhawan, and S. Ahmad, Effect of Mask edge-alignment on anisotropic etching of concave and convex geometries of (100) silicon in aqueous KOH solution, Indo-Japanese workshop on Micro System Technology, November 23-25, 2000, University of Delhi, Delhi, India.
- [16] P. A. Alvi, S. K. Gupta, K. M. Lal, and J. Akhtar, Yield degradation due to mask edge-misalignment in the fabrication of micro pressure sensor using front- side lateral etching technology, first Indo-US workshop on spectroscopy; future trends in spectroscopy: Application to National security, Jan 9-11,2006, Department of Physics, Banaras Hindu University, Varanasi (U.P.), India.
- [17] M. Madou, *Fundamentals of Microfabrication*, CRC Press LLC, 1997
- [18] P. A. Alvi, B. D. Lourembam, V. P. Deshwal, B. C. Joshi and J. akhtar, A process to fabricate  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$  micro-membrane using front side lateral etching technology, *Sensor Review*, Vol. 26, No. 3, pp. 179-185 (2006).
- [19] Samaun, K. D. Wise, and J. B. Angell, An IC piezoresistive pressure sensor for biomedical instrumentation, *IEEE Transaction on Biomedical Engineering*, Vol. BME-20, No.2, pp. 101-109, March (1973).