

A Multilevel Diode Clamped SVPWM Based Interline Dynamic Voltage Restorer with Sag & Swell Limiting Function

G. Devadasu^{#1}, Dr. M. Sushama^{*2}

[#] Department of EEE, CMR College of Engineering & Technology,

^{} Department of EEE, JNTUH University Hyderabad, TS, India.*

Abstract

An interline dynamic voltage restorer (IDVR) is a new device for sag mitigation which is made of several dynamic voltage restorers (DVRs) with a common dc link, where each SVPWM based DVR is connected in series with a distribution feeder. During the sag period, active power can be transferred from a feeder to another one and voltage sags & swell with long durations can be mitigated. IDVR compensation capacity, however, depends greatly on the load power factor, and a higher load power factor causes lower performance of IDVR. To overcome this limitation, a new idea is presented in this paper which enables reducing the load power factor under sag & swell conditions and, therefore, the compensation capacity is increased. The proposed IDVR employs diode clamped multilevel converters with SVPWM to inject ac voltage with lower total harmonic distortion and eliminates the necessity to low-frequency isolation transformers in one side.

Keywords: Sag, swell, Mitigation, fuzzy logic, DVR, IDVR and SVPWM

I. INTRODUCTION

The American "sag" and the British "dip" are both names for a decrease in voltage to between 10 and 90% of nominal voltage for one-half cycle to one minute Sags account for the vast majority of power problems experienced by end users. They can be generated both internally and externally from an end users facility.

External causes of sags primarily come from the utility transmission and distribution network. Sags coming from the utility have a variety of cause including lightning, animal and human activity, and normal and abnormal utility equipment operation. Sags generated on the transmission or distribution system can travel hundreds of miles thereby affecting thousands of customers during a single event. Sometimes externally caused sags can be generated by other customers nearby.

The starting of large electrical loads or switching off shunt capacitor banks can generate a sag large enough to affect a local area. If the end user is already subject to chronic under voltage, then even a relatively small amplitude sag can have detrimental effects. Sags caused internally to an end user's facility are typically generated by the starting of large electrical loads such as motors or magnets. The large inrush of current required to starts these types of loads depresses the voltage level available to other equipment that share the same electrical system. As with externally caused sags, ones generated internally will be magnified by chronic under voltage.

A swell is the opposite of sag - an increase in voltage above 110% of nominal for one-half cycle to one minute. Although swells occur infrequently when compared to sags, they can cause equipment malfunction and premature wear. Swells can be caused by shutting off loads or switching capacitor banks on.

II SPACE VECTOR PULSE WIDTH MODULATION

A different approach to SPWM is based on the space vector representation of voltages in the d, q plane. The d, q components are found by Park transform, where the total power, as well as the impedance, remains unchanged.

Fig: space vector shows 8 space vectors in according to 8 switching positions of inverter, V^* is the phase-to-center voltage which is obtained by proper selection of adjacent vectors V_1 and V_2 .




Fig 1: Inverter output voltage space vector




Fig 2 : Determination of Switching times

The reference space vector V^* is given by Equation (1), where T_1 , T_2 are the intervals of application of vector V_1 and V_2 respectively, and zero vectors V_0 and V_7 are selected for T_0 .

$$V^* T_z = V_1 * T_1 + V_2 * T_2 + V_0 * (T_0/2) + V_7 * (T_0/2) \dots \dots \dots (4)$$

Fig. below shows that the inverter switching state for the period T_1 for vector V_1 and for vector V_2 , resulting switching patterns of each phase of inverter are shown in Fig. pulse pattern of space vector PWM.




Fig 3 : Inverter switching state for (a)V1, (b) V2





Fig 4: Pulse pattern of Space vector PWM



COMPARISON

In above Fig:- comparison, U is the phase to- center voltage containing the triple order harmonics that are generated by space vector PWM, and U1 is the sinusoidal reference voltage. But the triple order harmonics are not appeared in the phase-to-phase voltage as well. This leads to the higher modulation index compared to the SPWM.

COMPARISON OF SPWM AND SPACE VECTOR PWM

As mentioned above, SPWM only reaches to 78 percent of square wave operation, but the amplitude of maximum possible voltage is 90 percent of square-wave in the case of space vector PWM. The maximum phase-to-center voltage by sinusoidal and space vector




Fig 5 : Space vector PWM matlab module


PWM are respectively

$$V_{\max} = V_{dc}/2 : \text{Sinusoidal PWM}$$



$$V_{\max} = V_{dc}/\sqrt{3} : \text{Space Vector PWM}$$

Where, V_{dc} is DC-Link voltage.

This means that Space Vector PWM can produce about 15 percent higher than Sinusoidal PWM in output voltage.



(a) rms harmonic current



(b) torque harmonics

SVM PWM TECHNIQUE:

The Pulse Width modulation technique permits to obtain three phase system voltages, which can be applied to the controlled output. Space Vector Modulation (SVM) principle differs from other PWM processes in the fact that all three drive signals for the inverter will be created simultaneously. The implementation of SVM process in digital systems necessitates less operation time and also less program memory.

The SVM algorithm is based on the principle of the space vector u^* , which describes all three output voltages u_a , u_b and u_c :

$$u^* = \frac{2}{3} \cdot (u_a + a \cdot u_b + a^2 \cdot u_c) \dots\dots\dots(5)$$

Where $a = -1/2 + j \cdot \sqrt{3}/2$ We can distinguish six sectors limited by eight discrete vectors $u_0 \dots u_7$ (fig:- inverter output voltage space vector), which correspond to the $2^3 = 8$ possible switching states of the power switches of the inverter.


III SPACE VECTOR MODULATION

The amplitude of u_0 and u_7 equals 0. The other vectors $u_1 \dots u_6$ have the same amplitude and are 60 degrees shifted.

By varying the relative on-switching time T_c of the different vectors, the space vector u^* and also the output voltages u_a , u_b and u_c can be varied and is defined as:

$$\begin{aligned} u_a &= \text{Re}(u^*) \\ u_b &= \text{Re}(u^* \cdot a^{-1}) \\ u_c &= \text{Re}(u^* \cdot a^{-2}) \end{aligned} \dots\dots\dots(6)$$

During a switching period T_c and considering for example the first sector, the vectors u_0 , u_1 and u_2 will be switched on alternatively.



Definition of the Space vector

Depending on the switching times t_0 , t_1 and t_2 the space vector u^* is defined as:

$$\begin{aligned} u^* &= \frac{1}{T_c} \cdot (t_0 \cdot u_0 + t_1 \cdot u_1 + t_2 \cdot u_2) \\ u^* &= t_0 \cdot u_0 + t_1 \cdot u_1 + t_2 \cdot u_2 \\ u^* &= t_1 \cdot u_1 + t_2 \cdot u_2 \end{aligned} \dots\dots\dots(7)$$

Where

$$t_0 + t_1 + t_2 = T_c \text{ and}$$

$$t_0 + t_1 + t_2 = 1$$

t_0 , t_1 and t_2 are the relative values of the on switching times.

They are defined as: $t_1 = m \cdot \cos(a + \pi/6)$

$$t_2 = m \cdot \sin a$$

$$t_0 = 1 - t_1 - t_2$$

Their values are implemented in a table for a modulation factor $m = 1$. Then it will be easy to calculate the space vector u^* and the output voltages u_a , u_b and u_c . The voltage vector u^* can be provided directly by the optimal vector control laws w_1 , v_{sa} and v_{sb} . In order to generate the phase voltages u_a , u_b and u_c corresponding to the desired voltage vector u^* the following SVM strategy is proposed.

Device connected	Power factor	T.H.D	Compensated voltage	Compensated current
Without compensator	0.62	25.5	0v	0v
With 2 level DVR	0.69	10.2	264v	2.3A
With 3 level DVR	0.72	6.5	464v	2.3A
With 5 level DVR	0.74	4.6	764v	2.3A
With 2 level STATCOM	0.69	17.8	264v	6.5A
With 3 level STATCOM	0.72	10.9	264v	7.2A
With 5 level STATCOM	0.76	6.1	264v	10.3A
With level MC-UPQC	0.83	2.2	864v	15. 3A

IV SIMULATION MODEL & RESULTS




Fig 6: Multi level SVPWM based Compensator




Fig 7: Multi level voltages




Fig 8: Current at the load




Fig 9: Analysis by wavelets

V CONCLUSION

In this paper, a new configuration has been proposed which not only improves the compensation capacity of the IDVR at high power factors, but also increases the performance of the compensator to mitigate deep sags at fairly moderate power factors. These advantages were achieved by decreasing the load power factor during the sag condition. In this technique, the source voltages are sensed continuously and when the voltage sag is detected, the shunt reactance's are switched into the circuit and decrease the load power factors to improve IDVR performance. Finally, the simulation and practical results on the CHB-based IDVR confirmed the effectiveness of the proposed configuration and control scheme.

REFERENCES

- [1] P. F. Comesana, D. F. Freijedo, J. D. Gandoy, O. Lopez, A. G. Yepes, and J. Malvar, "Mitigation of voltage sags, imbalances and harmonics in sensitive industrial loads by means of a series power line conditioner," *Elect. Power Syst. Res.*, vol. 84, pp. 20–30, 2012.
- [2] A. Felce, S. A. C. A. Inelectedra, G. Matas, and Y. Da Silva, "Voltage sag analysis and solution for an industrial plant with embedded induction motors," in *Proc. IEEE Ind. Appl. Soc. Conf. Annu. Meeting.*, 2004, vol. 4, pp. 2573–2578.

- [3] A. Sannino, M. G. Miller, and M. H. J. Bollen, "Overview of voltage sag mitigation," in *Proc. IEEE Power Eng. Soc. Winter Meeting*, 2000, vol. 4, pp. 2872–2878.
- [4] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Mitigation of voltage disturbances using dynamic voltage restorer based on direct converters," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2676–2683, Oct. 2010.
- [5] H. K. Al-Hadidi, A. M. Gole, and D. A. Jacobson, "A novel configuration for a cascade inverter-based dynamic voltage restorer with reduced energy storage requirements," *IEEE Trans. Power Del.*, vol. 23, no. 2, pp. 881–888, Apr. 2008.
- [6] D. M. Vilathgamuwa, A. A. D. R. Perera, and S. S. Choi, "Voltage sag compensation with energy optimized dynamic voltage restorer," *IEEE Trans. Power Del.*, vol. 18, no. 3, pp. 928–936, Jul. 2003.
- [7] N. A. Samra, C. Neft, A. Sundaram, and W. Malcolm, "The distribution system dynamic voltage restorer and its applications at industrial facilities with sensitive loads," presented at the Power Convers. Intell. Motion Power Qual., Long Beach, CA, USA, Sep. 1995.