

Fig. 3.1 are Switching pattern of a N-level Inverter

IV. MODULATION METHODOLGY:-

Various (PWM) pulse width modulation strategy with various relations .of phases are

- PD PWM: This technique is known as phase deposition PMW method:-In phase disposition pulse width modulation strategy, where various carrier waveforms are in same phase shown in fig 4.1 for Five-level MLI. For Nine-level MLI, Eight triangle carriers are required.




Fig. 4.1: Carrier understanding for PDPWM strategy (ma=0.9 and mf=20)

- POD PWM Shown in fig 4.2 (Phase opposition disposition pulse width modulation) :- In phase resistance disposition PWM policy, In which various carrier wave below a particular reference(which is zero) are 180° out of phase and above a particular zero reference are in phase.




Fig. 4.2: Carrier agreement for PODPWM topology

- (APOD PWM) Shown in fig 4.2 alternating phase resistance temperament pulse width modulation :- In alternating phase resistance a particular PWM scheme each waveform is in out of phase sequence with its fellow carrier waveforms by 180 degree.




Fig. 4.3: Carrier planning for APODPWM topology




Fig. 5.1 Carrier waveform Modulation Signals of MLI.

- PS PWM (Phase-shifted pulse width modulation) :- In Fig.4.4 carrier waveform Phase-shifted pulse width (PW) modulation policy.




Fig. 4.4: Carrier waveforms planning for topology






Fig. 5.2 Simulated Phase-shifted pulse width modulation for R-L Load

V. SIMULATION RESULTS

A MATLAB /Simulink model has been simulated and results are compared simulated

The parameters of the simulated model are selected from the literature

- Frequency of switching signal is 1 KHz
- Resistance = 10 ohms
- Inductance = 10mH
- DC voltage source = 400V

Based on the simulation and model harmonic results are analyzed in FFT window.




Fig. 5.3: Phase output voltage by Phase-shifted pulse width modulation




Fig. 5.5: Phase output voltage by POD modulation




Fig. 5.4: Phase output voltage by Phase disposition pulse width modulation




Fig. 5.6 Phase output voltage by APODPWM for R-L load (Ma=0.9, Mf=20).

The number of required components for three-phase 9-level MLI is shown in Table II.

TABLE-II
 Comparison of different multilevel (N-LEVEL) inverter topologies

Inverter type	NPC	Flying capacitor	CHB	Proposed
Main switches	$6(n-1)$	$6(n-1)$	$6(n-1)$	$3((n-1)+4)$
Main diodes	$6(n-1)$	$6(n-1)$	$6(n-1)$	$3((n-1)+4)$
Clamping diodes	$3(n-2)(N-1)$	0	0	0
DC bus Capacitor/ Isolated supplies	$(n-1)$	$(n-1)$	$3(n-1)/2$	$(n-1)/2$
Flying capacitors	0	$3(n-1)(n-2)/2$	0	0
Total numbers	$(N-1)(3N+7)$	$(N-1)(3N+20)/2$	$27/2(N-1)$	$(13N+35)/2$

VI. CONCLUSION

This paper introduced a Nine-level inverter topology named as Reverse Voltage methodology is introduced along with various Pulse Width Modulation techniques and reported MLI topology with different Pulse Width Modulation techniques is use to produce a new Nine-level output phase voltage. So the above work of single and three phase Nine-level the total harmonics distortion is reduced in comprision to the other traditional .

REFERENCES

- [1] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [2] Hemant Joshi, P. N. Tekwani and Amar Hinduja Kolorrol "Multilevel Inverter For Induction Motor Drives Using RV Topology," *IEEE Trans. Ind.* 2010.
- [3] K. Jang-Hwan, S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage source inverter," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1239–1248, Jul./Aug. 2008.
- [4] X.Yuan and I.Barbi, "Fundamentals of a New Diode ClampingMultilevel Inverters", *IEEE Transaction Power Electron.*, Vol.15, No.4, 2000, pp.711-718.
- [5] Jose Rodriguez, Jih-Sheng Lai and Fang Zheng Peng. "Multilevel Inverters: A survey of topologies, controls and applications." *IEEE Trans. Ind.Electronics*.vol-49 no.4 pp 724-738, Aug. 2002.
- [6] E. Babaei, "Optimal topologies for cascaded sub-multilevel converters, *Power Electron.*, vol. 10, no. 3, pp. 251–261, May 2010.
- [7] Nabe, I. Takahashi and H. Akagi. "A new neutral point clamped PWM inverter." *IEEE Trans. Ind. Applicat.* Vol. 1A-17, pp 518-523, sep. /oct. 1981.
- [8] E.Najafi, A.H.M.Yatim and A.S. Samosir. "A new topology-reversing voltage (RV) for multi-level inverters." 2nd International conference on power and energy (PECon 08), pp 604-608, December 2008 Malaysia.
- [9] MATLAB 2009..